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Abstract—The aggressive scaling down of flash memories has 
threatened data reliability since the scaling down of cell sizes 
gives rise to more serious degradation mechanisms such as cell-
to-cell interference and lateral charge spreading. The effect of 
these mechanisms has pattern dependency and some data 
patterns are more vulnerable than other ones. In this paper, we 
will categorize data patterns taking into account degradation 
mechanisms and pattern dependency. In addition, we propose 
several modulation coding schemes to improve the data reliability 
by transforming original vulnerable data patterns into more 
robust ones.  
Keywords–Cell-to-cell interference, flash memory, lateral 
charge spreading, modulation coding, runlength limited (RLL) code. 
I. INTRODUCTION 
In order to meet the market demand for high-density and 
low-cost flash memories, scaling down and multi-level cell 
(MLC) together have doubled the memory density every year. 
However, the aggressive scaling down has given rise to 
degradation mechanisms such as cell-to-cell interference, 
program disturb, charge leakage, and lateral charge spreading. 
These degradation mechanisms reduce the reliability of stored 
data [1]–[6]. 
In order to cope with this reliability problem, device level 
approaches such as improved cell structures and new materials 
have been considered [3], [5]. In addition, several program 
schemes have been proposed to reduce the effect of 
degradation mechanisms [7]–[9]. Another approach is to use 
stronger error control coding (ECC) and signal processing 
[10]–[12].  
Recently, constrained coding has been investigated to 
improve the data reliability of flash memories and phase 
change memories [13]–[16]. The idea is based on the fact that 
some data patterns are more vulnerable to physical degradation 
mechanisms than other data patterns. This paper extends such 
previous works.  
In order to deal with these data patterns, we will categorize 
the vulnerable data patterns and define these vulnerable 
patterns as E-PH (i.e., the erase state - the highest program state) 
patterns. In addition, we will explain why these patterns are 
vulnerable to degradation mechanisms such as cell-to-cell 
interference and lateral charge spreading. The cell-to-cell 
interference has been mainly explained by parasitic capacitance 
between adjacent cells [1], [2]. However, recent research shows 
that the cell-to-cell interference by direct field effect can 
become more significant as the cells are scaled down [3], [4]. 
We will address both the interference due to parasitic 
capacitance and the interference due to direct field effect. 
After characterizing E-PH patterns, we will propose 
modulation coding schemes to reduce these vulnerable E-PH 
patterns for single-level cell (SLC), 2-bit/cell and 3-bit/cell 
MLC. In SLC, the binary run length limited (RLL) codes and 
non-return to zero inverted (NRZI) coding can reduce the effect 
of E-PH patterns. In MLC, the conventional binary RLL code 
can be used to reduce E-PH patterns taking into account the 
Gray mapping. In addition, we propose novel quaternary and 8-
ary constrained codes with higher code rates for 2-bit/cell and 
3-bit/cell MLC.     
The rest of this paper is organized as follows. In Section II, 
we explain E-PH patterns considering cell-to-cell interference 
and lateral charge spreading. In Section III, several modulation 
coding schemes and their capacities will be presented. In 
Section IV, via simulations, we will compare the use of 
modulation coding to the conventional scheme not using 
modulation coding. Finally, we present our conclusions in 
Section V.  
II. E-PH PATTERN 
In  -bit/cell flash memory, the cell threshold voltage 
distribution has    states from    (the erase state denoted as E) 
to       (the highest program state denoted as PH) as shown 
in Fig. 1. Each state generally has a binary representation given 
by Gray mapping. One example of Gray mapping for 2-bit/cell 
MLC is shown in Table I. Note that the two bits corresponding 
to a single cell correspond to two different pages. 
The E-PH pattern occurs when a cell in E is adjacent to 
cells in PH. As the number of E-PH patterns increases, the 
threshold voltage distribution is severely distorted by cell-to-
cell interference and lateral charge spreading.  
A. Cell-to-Cell Interference 
In flash memory, the threshold voltage shift of one cell can 
affect the threshold voltage of its adjacent cell. This 
phenomenon is called cell-to-cell interference (or intercell 
interference), which is attributed to parasitic capacitance 
coupling effect between adjacent cells [1], [2].  
Fig. 2 shows the conventional flash memory architecture 
and the cell-to-cell interference.  (   ) is the threshold voltage of 
(   ) cell which is situated at  -th word line (WL) and  -th bit 
line (BL).    is  -directional coupling ratio between BL and 
adjacent BL. Also,    is  -directional coupling ratio between 
WL and adjacent WL. Finally,     is   -directional (diagonal) 
coupling ratio. These coupling ratios depend on parasitic 
capacitance between adjacent cells. As the cell size continues 
to shrink, the distances between cells become smaller, which 
results in the increase of the parasitic capacitance between 
adjacent cells. The increase of parasitic capacitance causes the 
increase of coupling ratios [1], [2]. In practice, only the cell-to-
cell interference from immediately adjacent cells is considered 
since the parasitic capacitance diminishes rapidly as the cell-to-
cell distance increases [2], [12].  
According to [2], the threshold voltage shift   (   ) of (   ) 
cell due to the cell-to-cell interference can be given by 
  (   )    (  (     )    (     ))   
                   (  (     )    (     ))   
                    (  (       )    (       )   
                           (       )    (       )) 
  (1)
which shows that   (   )  depends on coupling ratios, the 
threshold voltage shifts of adjacent cells, and the number of 
adjacent cells whose threshold voltage shifts are not zero. In 
literature, the (   )  cell has been called the victim cell and 
adjacent cells have been called the aggressor cells.  
In order to combat the cell-to-cell interference, various 
solutions have been proposed. Modifying cell structures and 
finding novel materials are device level approaches which aim 
to reduce the coupling ratios [3], [5].  
In addition, several program schemes have been proposed 
to reduce the cell-to-cell interference. These schemes are 
mainly related to threshold voltage shifts of aggressor cells of 
(1). The basic idea of these schemes is that a victim cell can be 
only interfered by its aggressor cells which are programmed 
after the victim cell has been programmed. Based on this, 
several program schemes compensate the distortion due to cell-
to-cell interference while programming the victim cell [8], [9]. 
Using these program schemes, the cell-to-cell interference from 
aggressor cells in the (   )-st WL can be almost zero and the 
interference from other aggressor cells can also be significantly 
reduced.  
However, these program schemes are only effective when 
the victim cell is in program states from    to      . If the 
victim cell is in E which means that the victim cell is never 
programmed, these proposed program schemes are not 
effective since there is no chance to compensate for the cell-to-
cell interference from aggressor cells. In addition, when an 
aggressor cell is at PH, the threshold voltage shift of the 
aggressor cell is maximized. Therefore, E-PH pattern is the 
worst pattern when considering the cell-to-cell interference.  
Recently, a new cell-to-cell interference mechanism has 
been discovered. This cell-to-cell interference results from the 
direct electric field between adjacent cells and is called to 
direct cell-to-cell interference or channel coupling. The 
conventional cell-to-cell interference due to parasitic 
capacitance is sometimes called the indirect cell-to-cell 
interference in order to distinguish the two cell-to-cell 
interference mechanisms [3], [4].  
As the cell size is scaled down, the direct cell-to-cell 
interference is predicted to be more serious than the 
conventional indirect cell-to-cell interference [3]. Particularly, 
 -directional direct cell-to-cell interference is more dominant 
than interference in other directions [3], [4]. Therefore,    of (1) 
can be changed into   
  as follows [3]. 
  
          (2)
where    represents coupling ratio by the indirect cell-to-cell 
interference and   represents coupling ratio due to the direct 
cell-to-cell interference.  
B. Lateral Charge Spreading 
Among the device level attempts for reducing the cell-to-
cell interference, charge trap flash (CTF) memories have been 
proposed as an alternative technology to replace the floating 
gate (FG) flash memory [5], [6].  
However, CTF memories suffer from lateral charge 
 
Fig. 3. The distortion of threshod volatage distributions by lateral charge 
spreading for 2-bit/cell. Solid blue indicates the original distributions and 
dashed magenta indicates the distributions after lateral charge spreading. 
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Fig. 1. Threshold voltage distribution of -bit/cell flash memory. 
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Fig. 2. Conventaion flash memory architecture and cell-to-cell interference. 
TABLE I. GRAY MAPPING OF 2-BIT/CELL MLC 
   ( )         (  ) 
Page 1 1 1 0 0 
Page 2 1 0 0 1 
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spreading instead of cell-to-cell interference. The lateral charge 
spreading results from the electric field between adjacent cells. 
This electric field will be maximized when a cell in E is 
adjacent to cells in PH. Due to the electric field between 
adjacent cells, electron charges of a cell spread to other 
adjacent cells along trap layers [6]. Therefore, cells in E go up 
to higher states and cells of PH go down to lower states as 
illustrated in Fig. 3. 
In the lateral charge spreading,  -directional spreading is 
much more serious than spreading in other directions. The 
reason is that trap layers between word lines can be physically 
separated whereas it is difficult to separate trap layers between 
bit lines. Therefore, electron charges can move along  - 
directional trap layer more readily [6].  
C. E-PH Pattern 
As stated above, the E-PH pattern is the worst pattern 
because of cell-to-cell interference and lateral charge spreading. 
Thus, the number of aggressor cells in PH adjacent to a victim 
cell in E is important. 
There are    (   ) E-PH patterns since there are eight 
aggressor cells for each victim cell. The number of cases of E-
PH patterns can be reduced by considering directions since the 
effect of physical mechanisms such as cell-to-cell interference 
and lateral charge spreading is generally symmetric in 
directions. We will classify E-PH pattern as follows.  
Definition 1: (         ) E-PH pattern 
Consider a victim cell in E which is interfered by adjacent 
aggressor cells. Let   ,    and     be the number of  -
directional,  -directional and   -directional (diagonal) 
aggressor cells in PH respectively. We will define this pattern 
as a (         ) E-PH pattern.  
By Definition 1, we can reduce the types of E-PH patterns 
from 256 (   )  into 45  (                )  where     is 
the cardinality of   (                     
 ). In three dimensional memories such as vertical memories, 
each victim cell has 26 adjacent cells. In such three 
dimensional memories, the number of E-PH patterns will be 
reduced from     to 30375 (      |  |       |   |  |   |  
      |    |)  because of (                
                      ).  
We can obtain     {  (   )} and     {  (   )} due to the 
cell-to-cell interference by (1). Unfortunately, a mathematical 
model for lateral charge spreading has not yet been developed. 
Therefore, we will only consider the cell-to-cell interference.  
(2, 2, 4) E-PH pattern will cause the maximum threshold 
voltage shift of a victim cell   (   ). From (1),    {  (   )} is 
given by 
    {  (   )}  (   
          )    (    )   (3)
where   
  is used instead of    considering both indirect and 
direct cell-to-cell interference.   (    )  is the threshold 
voltage change of the aggressor cell when it is programmed 
from E to PH. It is natural that   (   ) will be zero when all 
aggressor cells are E.  
Fig. 4 shows the distortion caused by the cell-to-cell 
interference in SLC flash memory. We assume that the 
threshold voltage distribution before the cell-to-cell 
interference is approximated by a Gaussian distribution 
 (    ). 
Based on [12], we set the coupling ratios (         )  
 (              ) where the scaling factor   is a parameter of 
cell-to-cell interference strength. The direct cell-to-cell 
interference was not considered in these coupling ratios. The 
scaling factor   and ratios between   ,    and     are affected 
by device design. Though we assume that   (    )   , 
  (    ) can be modified into random values. The result 
for random values will be presented in a future paper. Fig. 4 
shows that the distortion caused by the cell-to-cell interference 
will be more serious as the scaling factor   increases. 
III. MODULATION CODING SCHEMES FOR FLASH MEMORIES 
In this section, we propose several modulation coding 
schemes for reducing the effect of E-PH patterns. In regard to 
the cell-to-cell interference of (1), our proposed schemes intend 
to reduce the number of aggressor cells whose threshold 
voltage shifts are large whereas other attempts focus on 
reducing coupling ratios or threshold voltage shifts of aggressor 
cells.  
In this paper, we will focus on  -directional E-PH pattern 
which means reducing   . The reason is that  -directional E-
PH patterns will be more critical due to direct cell-to-cell 
interference and lateral charge spreading as the cell size shrinks. 
In addition, program and read of flash memories are operated 
in a page unit which is a part of a word line. If any coding 
scheme is applied to several word lines, it will severely slow 
down the program and read speed performance. This is the 
reason why ECC is also applied within a page in most flash 
memory products. In order to reduce  -directional and   -
directional E-PH patterns by modulation coding schemes, we 
have to use two-dimensional coding schemes. However, two-
dimensional coding will severely degrade the speed 
performance and be difficult to use in the current flash memory 
architectures. Previous research has also focused on one-
dimensional coding schemes [13], [14]. Therefore, other signal 
processing solutions such as [12] will be more promising for 
reducing the effect of  -directional and   -directional E-PH 
 
Fig. 4. Threshold voltage distribution before and after cell-to-cell interference.  
The threshold voltage distribution of    before cell-to-cell interference follows 
 (        ) and that of    follows  (      
 ). 
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patterns.  
A. Run Length Limited (RLL) Codes 
RLL codes have been applied successfully in both magnetic 
recording and optical recording. These codes have 
(   ) constraint to reduce the effects of intersymbol-
interference (ISI) and prevent the loss of clock synchronization. 
(   ) RLL codes must satisfy the constraint that successive 
ones must be separated by at least   and at most   zeros [17], 
[18]. Using RLL codes, we propose novel modulation coding 
schemes for reducing  -directional E-PH patterns in SLC and 
MLC flash memories.  
Tables II and III present a well-known (1, 7) RLL code. If 
no RLL violation would occur, the encoder uses Table II to 
encode the first pair. If an RLL violation would occur, the 
encoder encodes these two pairs using Table III [17]–[19].  
B. Modulation Coding Scheme for SLC 
In SLC, there are only two states, namely, E (  : the erase 
state) and PH (   : the program state). If random data is 
programmed,    can be 0, 1 and 2. By using the     
constraint RLL code and NRZI coding, we can eliminate all 
(           ) E-PH patterns. 
Example 1. Original data are as follows.  
Index   1 2 3 4 5 6 
Data 0 1 0 0 1 0 
State PH E PH PH E PH 
In this example, data of ‘0’ is mapped to PH and data of ‘1’ 
is assigned to E, which follows the data mapping of most SLC 
flash memory products. (           )E-PH patterns are 
caused by the data pattern of ‘010’ where the runlength of data 
‘1’ is one. In this example, there are two (           ) E-
PH patterns at       and      . By using the     
constraint RLL code and NRZI, we can make the minimum 
runlength of the same symbols into 2 (    ). The following 
table shows that a (1, 7) RLL code of Table II, III and NRZI 
coding can eliminate all (           ) E-PH patterns.   
Index   1 2 3 4 5 6 7 8 9 
RLL 1 0 0 1 0 1 0 0 1 
NRZI 1 1 1 0 0 1 1 1 0 
State E E E PH PH E E E PH 
C.  Modulation Coding Scheme for 2-bit/cell MLC 
1) Binary Codes [16], [20] 
The modulation coding scheme by using the binary RLL 
code is proposed to eliminate all  -directional E-PH patterns 
for 2-bit/cell MLC. From Table I, we know that consecutive 
ones in page 2 results in E-PH patterns since both E (  ) and 
PH (  ) have one in page 2. Therefore, we can prevent E-PH 
patterns by encoding only page 2 with the     constraint 
binary RLL code. Example 2 illustrates this scheme. 
Example 2. Original data are as follows.  
Index   1 2 3 4 5 6 
Page 1 1 1 0 1 0 0 
Page 2 1 1 1 1 1 0 
State   (E)   (E)   (PH)   (E)   (PH)    
In this example, a (           ) E-PH pattern occurs at 
      and a (           )  E-PH pattern occurs at 
     . By using a (1, 7) RLL code, we will obtain the 
following coded data.  
Index   1 2 3 4 5 6 7 8 9 
Page 1 1 1 0 1 0 0 - - - 
Page 2 0 1 0 0 1 0 1 0 0 
State                   - - - 
In this coded data, all  -directional E-PH patterns (    ) 
have been eliminated, i.e.,    will be zero. Since only the data 
of page 2 has been encoded, we can store more data in page 1 
than page 2. The states of       depend on the additional 
page 1 data at      . Clearly, E-PH patterns will not occur 
at at       because of     constraint in page 2.  
The overall code rate of this coding scheme is 0.8333 
(     )  ⁄ . The capacity will be 0.8471 (        )  ⁄  
since the capacity of     constraint RLL codes is 0.6942. 
2) Quaternary Codes 
The state diagram for eliminating all  -directional E-PH 
patterns for 2-bit/cell MLC is shown in Fig. 5 [16]. All paths 
between E and PH are excluded in this state diagram. The state 
transition matrix   of the state diagram is given by 
  [
    
    
    
    
]    (4)
The capacity of this code is given by 
  
        
 
   (5)
where      is the largest eigenvalue of   [18]. The capacity 
was divided by     for normalization. From (5), the 
capacity of the quaternary code is 0.9163 (            ⁄ ) . 
This is larger than 0.8471 which is the capacity of the 
modulation coding scheme using binary RLL codes.  
 
Fig. 5. State diagram withouth E-PH patterns for 2-bit/cell. 
TABLE II. BASIC ENCODING TABLE FOR (1, 7) RLL CODE 
Data Codeword 
00 101 
01 100 
10 001 
11 010 
TABLE III. SUBSTITUTION TABLE FOR VIOLATIONS IN (1, 7) ENCODER 
Data Codeword 
00 00 101 000 
00 01 100 000 
10 00 001 000 
10 01 010 000 
 
Therefore, we can design quaternary RLL codes with 
higher rate than coding schemes using the binary RLL code. 
The quaternary codes will be illustrated in Example 3.  
Example 3. The codebook for the novel quaternary code is 
presented in Table IV. In this codebook, we intend that each 
codeword candidate does not have any E-PH patterns. The total 
number of such candidates is 634. Though each candidate has 
no E-PH patterns, an E-PH pattern may occur in between a 
codeword candidate and the next one. By carefully avoiding E-
PH patterns, we designed the following two codebooks.  
a) Codebook 1 
If we exclude subsets {1, 2, 3, 4, 5, 9, 13} having ‘0’ in 
their first or last symbol, all  -directional E-PH patterns will be 
eliminated. The number of remaining candidates is 387 (   ) 
and a codebook of rate 0.8 (    ) can be constituted.  
Instead of dropping subsets {1, 2, 3, 4, 5, 9, 13}, we can 
obtain a similar codebook without  -directional E-PH patterns 
by excluding subsets {4, 8, 12, 13, 14, 15, 16} having ‘3’ in 
their first or last symbol.  
b) Codebook 2 
If we drop subsets {1, 4, 13, 16} that have ‘0’ or ‘3’ in both 
first and last symbol (i.e., the most undesirable subsets), the 
number of remainders will be 512. Thus, a codebook of rate 0.9 
can be constituted and all (           ) E-PH patterns will 
be eliminated.  
Unfortunately, this codebook allows (           )  E-
PH patterns. These E-PH patterns can occur when a codeword 
of subsets {2, 3} is concatenated with that of subsets {8, 12}. 
In addition, a codeword of subsets {14, 15} and that of subsets 
{5, 9} can generate (           ) E-PH patterns. If random 
data are programmed, the probability of (           ) E-
PH patterns will be 0.046 (   (     ⁄ ) ).  
D. Modulation Coding Scheme for -bit/cell MLC 
For higher -bit/cell flash memories such as 3-bit/cell and 
4-bit/cell, modulation coding schemes can be designed in 
similar methods.  
If the binary RLL code is used, the modulation coding 
scheme will depend on the mapping scheme that converts a 
state level to corresponding bit representation. In the widely 
used Gray mapping of flash memories, the last page bit of E 
(  ) and that of PH (     ) are generally one [21]. Therefore, 
all  -directional E-PH patterns can be eliminated by encoding 
the last page (page ) data with     constraint RLL codes.  
  -ary codes can also be designed by similar methods with 
Example 3. For 3-bit/cell MLC, we designed three kinds of 8-
ary modulation codes with code rate 8/9 ( 0.8889), 11/12 
( 0.9167) and 14/15 ( 0.9333). The higher code rate requires 
longer codeword length, which results in a more complex 
codebook.  
The code rate and the capacity of the scheme with binary 
RLL codes and the scheme with   -ary codes are presented in 
Table V. The capacity of the scheme with binary RLL codes is 
{(   )        }  ⁄  and the capacity of the scheme with 
  -ary codes can be obtained using (5). Table V shows that we 
can design the coding scheme with higher code rate for larger 
bits per cell flash memory.  
The block diagrams of the proposed modulation coding 
schemes are presented in Fig. 6. The interleaver can be 
included and it will be discussed in Section IV.  
TABLE IV. NOVEL QUATERNARY CODE FOR 2-BIT/CELL 
Subset 
index 
Codeword candidates 
The number of candidates 
without E-PH patterns  
within a codeword 
1 0xxx0 31 
2 0xxx1 39 
3 0xxx2 39 
4 0xxx3 30 
5 1xxx0 39 
6 1xxx1 50 
7 1xxx2 50 
8 1xxx3 39 
9 2xxx0 39 
10 2xxx1 50 
11 2xxx2 50 
12 2xxx3 39 
13 3xxx0 30 
14 3xxx1 39 
15 3xxx2 39 
16 3xxx3 31 
Total number of candidates 634 
‘xxx’ means any pattern without E-PH patterns 
TABLE V. CODE RATES AND CAPACITIES OF PROPOSED MODULATION 
CODING SCHEMES WITHOUT  -DIRECTIONAL E-PH PATTERNS 
   
(bits/cell) 
Binary RLL codes   -ary codes 
Code rate Capacity Code rate Capacity 
2 0.8333 0.8471 0.8000 0.9163 
3 0.8889 0.8981 0.9333 0.9861 
4 0.9167 0.9236 - 0.9973 
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(a) Coding scheme for SLC. 
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(b) Coding scheme with binary RLL codes for -bit/cell MLC. 
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(c) Coding scheme with   -ary codes for -bit/cell MLC. 
Fig. 6. Block diagrams of proposed modulation coding schemes for SLC and 
 -bit/cell MLC.  
IV. SIMULATION RESULTS 
We will present simulation results of the modulation coding 
scheme for SLC. The reason is that the effect of E-PH patterns 
is most directly exposed in SLC because SLC has only E and 
PH. We assume that the number of ECC codewords per page is 
16 (i.e., the information bits per page is 8KB). The threshold 
voltage distribution of    before the cell-to-cell interference is 
assumed to  (        ) and that of    to  (      
 ) as in 
Fig. 4.  
Table VI shows the simulation parameters. The 
conventional scheme is composed only a strong Bose-
Chaudhuri-Hocquenghem (BCH) code. The proposed scheme 
is composed of a weaker BCH code, (1, 7) RLL code, NRZI, 
and interleaver. Parameters of BCH code are   (codeword size), 
  (information size),   (error correcting capability), and   (code 
rate). It is worth mentioning that   of ECC is different from 
that of RLL codes.  
In Fig. 7, we compare the threshold distributions of the 
conventional scheme and that of the modulation coding scheme. 
The modulation coding scheme can improve the threshold 
voltage distribution since all (           ) E-P patterns are 
eliminated.  
In Fig. 8, we compare the word error rate (WER) of the 
conventional scheme and that of the modulation coding scheme. 
WER is the probability of the ECC decoding failure. If   
  is 
small, the conventional scheme can be good enough to satisfy 
the reliability requirement. However, as   
  increases, the 
proposed scheme can cope with the cell-to-cell interference 
effectively. In regard to the decision level between    and   , 
we used the scheme of [22] which sets the local minimum of 
the threshold voltage distribution between states as the decision 
level.     
Whereas the interleaver does not improve the WER for the 
conventional scheme, the interleaver in the modulation coding 
scheme improves the WER significantly. The decoding failure 
of the RLL code results in error propagation and it means that 
burst errors can occur in one ECC codeword. The interleaver 
can spread these burst errors into other codewords and improve 
the WER of the modulation coding scheme.  
If the interleaver size is larger than one page, it will slow 
down the program and read performance because the 
interleaver will need to wait to collect more than one page data. 
However, the interleaving within one page does not degrade 
the speed performance since one page is a unit of the program 
and read operations. In our simulation, the basic block 
interleaver [23] with size of only one page (i.e., 16 ECC 
codewords) has been used, which is shown in Fig. 9.  
From the perspective of the hardware complexity, the 
modulation coding scheme will be much better than the 
conventional scheme. The BCH code of the modulation coding 
scheme will be much simpler than that of the conventional 
scheme because the codeword size   is 66% of that of the 
conventional scheme and the error correcting capability   is 
only 29%. The codeword size and the error correcting 
capability are pivotal parameters in hardware complexity of 
BCH codes. Since the hardware complexity of RLL coding and 
interleaving is small, the modulation coding scheme has 
advantages in not only reliability but also hardware 
implementation.  
TABLE VI. SIMULATION PARAMETERS 
 Conventional scheme 
Modulation 
coding scheme 
ECC 
(BCH 
code) 
 =4551, 
 =4096,  =35, 
 =9/10 
 =8191, 
 =4096,  =366, 
 =1/2 
 =5435, 
 =4096,  =105, 
 =3/4 
RLL 
code 
- - 
(1, 7) RLL code 
(rate = 2/3) 
Overall 
rate 
0.9 0.5 0.5 
 
 
Fig. 7. Threshold voltage distribution of the conventional scheme and the 
modulation coding scheme (  
                ). 
 
Fig. 8. WER of the conventional scheme and the modulation coding scheme. 
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Fig. 9. Block interleaver with size of one page (i.e., 16 ECC codewords). 
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V. CONCLUSION 
In this paper, we defined E-PH patterns which degrade the 
reliability of flash memories due to cell-to-cell interference and 
lateral charge spreading. In order to cope with these 
degradations mechanisms, we proposed several modulation 
coding schemes which reduce the number of E-PH patterns. 
The modulation coding schemes can not only improve the 
reliability but also be beneficial for hardware implementation. 
These schemes would be more beneficial as the cell size scales 
down.  
For future research, two-dimensional modulation coding 
schemes can be investigated in spite of the incompatibility with 
the current flash memory architecture.  
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